f98fb0e2a8
BugLink: https://bugs.launchpad.net/bugs/2103427 The TCC offset field in the register MSR_TEMPERATURE_TARGET is not architectural. The TCC library provides a model-specific bitmask. Use it to determine the maximum TCC offset. Suggested-by: Zhang Rui <rui.zhang@intel.com> Reviewed-by: Zhang Rui <rui.zhang@intel.com> Signed-off-by: Ricardo Neri <ricardo.neri-calderon@linux.intel.com> Link: https://patch.msgid.link/20240614211606.5896-3-ricardo.neri-calderon@linux.intel.com Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com> (cherry picked from commit be6bfb29c55e48567983e24aba7b6bf9a66a45ab) Signed-off-by: Thibault Ferrante <thibault.ferrante@canonical.com> Acked-by: Andrei Gherzan <andrei.gherzan@canonical.com> Acked-by: Massimiliano Pellizzer <massimiliano.pellizzer@canonical.com> Signed-off-by: Mehmet Basaran <mehmet.basaran@canonical.com>