arm64: dts: qcom: sa8775p: Mark APPS and PCIe SMMUs as DMA coherent
BugLink: https://bugs.launchpad.net/bugs/2089340 commit 421688265d7f5d3ff4211982e7231765378bb64f upstream. The SMMUs on sa8775p are cache-coherent. GPU SMMU is marked as such, mark the APPS and PCIe ones as well. Fixes:603f96d4c9("arm64: dts: qcom: add initial support for qcom sa8775p-ride") Fixes:2dba7a613a("arm64: dts: qcom: sa8775p: add the pcie smmu node") Cc: stable@vger.kernel.org Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by: Qingqing Zhou <quic_qqzhou@quicinc.com> Rule: add Link: https://lore.kernel.org/stable/20240723075948.9545-1-quic_qqzhou%40quicinc.com Link: https://lore.kernel.org/r/20240725072117.22425-1-quic_qqzhou@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Signed-off-by: Portia Stephens <portia.stephens@canonical.com> Signed-off-by: Stefan Bader <stefan.bader@canonical.com>
This commit is contained in:
committed by
Mehmet Basaran
parent
a23eae4bab
commit
9f7b74372f
@@ -2013,6 +2013,7 @@
|
||||
reg = <0x0 0x15000000 0x0 0x100000>;
|
||||
#iommu-cells = <2>;
|
||||
#global-interrupts = <2>;
|
||||
dma-coherent;
|
||||
|
||||
interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
|
||||
@@ -2151,6 +2152,7 @@
|
||||
reg = <0x0 0x15200000 0x0 0x80000>;
|
||||
#iommu-cells = <2>;
|
||||
#global-interrupts = <2>;
|
||||
dma-coherent;
|
||||
|
||||
interrupts = <GIC_SPI 920 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 921 IRQ_TYPE_LEVEL_HIGH>,
|
||||
|
||||
Reference in New Issue
Block a user