powerpc/dexcr: Handle hashchk exception
Recognise and pass the appropriate signal to the user program when a hashchk instruction triggers. This is independent of allowing configuration of DEXCR[NPHIE], as a hypervisor can enforce this aspect regardless of the kernel. The signal mirrors how ARM reports their similar check failure. For example, their FPAC handler in arch/arm64/kernel/traps.c do_el0_fpac() does this. When we fail to read the instruction that caused the fault we send a segfault, similar to how emulate_math() does it. Signed-off-by: Benjamin Gray <bgray@linux.ibm.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://msgid.link/20230616034846.311705-5-bgray@linux.ibm.com
This commit is contained in:
committed by
Michael Ellerman
parent
0ffd60b782
commit
5bcba4e6c1
@@ -222,6 +222,7 @@
|
||||
#define OP_31_XOP_STFSX 663
|
||||
#define OP_31_XOP_STFSUX 695
|
||||
#define OP_31_XOP_STFDX 727
|
||||
#define OP_31_XOP_HASHCHK 754
|
||||
#define OP_31_XOP_STFDUX 759
|
||||
#define OP_31_XOP_LHBRX 790
|
||||
#define OP_31_XOP_LFIWAX 855
|
||||
|
||||
Reference in New Issue
Block a user