Merge branch 'for-next' of git://git.o-hand.com/linux-mfd
* 'for-next' of git://git.o-hand.com/linux-mfd: mfd: further unbork the ucb1400 ac97_bus dependencies mfd: ucb1400 needs GPIO mfd: ucb1400 sound driver uses/depends on AC97_BUS: mfd: Don't use NO_IRQ in WM8350 mfd: update TMIO drivers to use the clock API mfd: twl4030-core irq simplification mfd: add base support for Dialog DA9030/DA9034 PMICs mfd: TWL4030 core driver mfd: support tmiofb cell on tc6393xb mfd: add OHCI cell to tc6393xb mfd: Fix htc-egpio compile warning mfd: do tcb6393xb state restore on resume only if requested mfd: provide and use setup hook for tc6393xb mfd: update sm501 debugging/low information messages mfd: reduce stack usage in mfd-core.c
This commit is contained in:
Linus Torvalds
@@ -0,0 +1,339 @@
|
||||
/*
|
||||
* twl4030.h - header for TWL4030 PM and audio CODEC device
|
||||
*
|
||||
* Copyright (C) 2005-2006 Texas Instruments, Inc.
|
||||
*
|
||||
* Based on tlv320aic23.c:
|
||||
* Copyright (c) by Kai Svahn <kai.svahn@nokia.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef __TWL4030_H_
|
||||
#define __TWL4030_H_
|
||||
|
||||
/*
|
||||
* Using the twl4030 core we address registers using a pair
|
||||
* { module id, relative register offset }
|
||||
* which that core then maps to the relevant
|
||||
* { i2c slave, absolute register address }
|
||||
*
|
||||
* The module IDs are meaningful only to the twl4030 core code,
|
||||
* which uses them as array indices to look up the first register
|
||||
* address each module uses within a given i2c slave.
|
||||
*/
|
||||
|
||||
/* Slave 0 (i2c address 0x48) */
|
||||
#define TWL4030_MODULE_USB 0x00
|
||||
|
||||
/* Slave 1 (i2c address 0x49) */
|
||||
#define TWL4030_MODULE_AUDIO_VOICE 0x01
|
||||
#define TWL4030_MODULE_GPIO 0x02
|
||||
#define TWL4030_MODULE_INTBR 0x03
|
||||
#define TWL4030_MODULE_PIH 0x04
|
||||
#define TWL4030_MODULE_TEST 0x05
|
||||
|
||||
/* Slave 2 (i2c address 0x4a) */
|
||||
#define TWL4030_MODULE_KEYPAD 0x06
|
||||
#define TWL4030_MODULE_MADC 0x07
|
||||
#define TWL4030_MODULE_INTERRUPTS 0x08
|
||||
#define TWL4030_MODULE_LED 0x09
|
||||
#define TWL4030_MODULE_MAIN_CHARGE 0x0A
|
||||
#define TWL4030_MODULE_PRECHARGE 0x0B
|
||||
#define TWL4030_MODULE_PWM0 0x0C
|
||||
#define TWL4030_MODULE_PWM1 0x0D
|
||||
#define TWL4030_MODULE_PWMA 0x0E
|
||||
#define TWL4030_MODULE_PWMB 0x0F
|
||||
|
||||
/* Slave 3 (i2c address 0x4b) */
|
||||
#define TWL4030_MODULE_BACKUP 0x10
|
||||
#define TWL4030_MODULE_INT 0x11
|
||||
#define TWL4030_MODULE_PM_MASTER 0x12
|
||||
#define TWL4030_MODULE_PM_RECEIVER 0x13
|
||||
#define TWL4030_MODULE_RTC 0x14
|
||||
#define TWL4030_MODULE_SECURED_REG 0x15
|
||||
|
||||
/*
|
||||
* Read and write single 8-bit registers
|
||||
*/
|
||||
int twl4030_i2c_write_u8(u8 mod_no, u8 val, u8 reg);
|
||||
int twl4030_i2c_read_u8(u8 mod_no, u8 *val, u8 reg);
|
||||
|
||||
/*
|
||||
* Read and write several 8-bit registers at once.
|
||||
*
|
||||
* IMPORTANT: For twl4030_i2c_write(), allocate num_bytes + 1
|
||||
* for the value, and populate your data starting at offset 1.
|
||||
*/
|
||||
int twl4030_i2c_write(u8 mod_no, u8 *value, u8 reg, u8 num_bytes);
|
||||
int twl4030_i2c_read(u8 mod_no, u8 *value, u8 reg, u8 num_bytes);
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* NOTE: at up to 1024 registers, this is a big chip.
|
||||
*
|
||||
* Avoid putting register declarations in this file, instead of into
|
||||
* a driver-private file, unless some of the registers in a block
|
||||
* need to be shared with other drivers. One example is blocks that
|
||||
* have Secondary IRQ Handler (SIH) registers.
|
||||
*/
|
||||
|
||||
#define TWL4030_SIH_CTRL_EXCLEN_MASK BIT(0)
|
||||
#define TWL4030_SIH_CTRL_PENDDIS_MASK BIT(1)
|
||||
#define TWL4030_SIH_CTRL_COR_MASK BIT(2)
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* GPIO Block Register offsets (use TWL4030_MODULE_GPIO)
|
||||
*/
|
||||
|
||||
#define REG_GPIODATAIN1 0x0
|
||||
#define REG_GPIODATAIN2 0x1
|
||||
#define REG_GPIODATAIN3 0x2
|
||||
#define REG_GPIODATADIR1 0x3
|
||||
#define REG_GPIODATADIR2 0x4
|
||||
#define REG_GPIODATADIR3 0x5
|
||||
#define REG_GPIODATAOUT1 0x6
|
||||
#define REG_GPIODATAOUT2 0x7
|
||||
#define REG_GPIODATAOUT3 0x8
|
||||
#define REG_CLEARGPIODATAOUT1 0x9
|
||||
#define REG_CLEARGPIODATAOUT2 0xA
|
||||
#define REG_CLEARGPIODATAOUT3 0xB
|
||||
#define REG_SETGPIODATAOUT1 0xC
|
||||
#define REG_SETGPIODATAOUT2 0xD
|
||||
#define REG_SETGPIODATAOUT3 0xE
|
||||
#define REG_GPIO_DEBEN1 0xF
|
||||
#define REG_GPIO_DEBEN2 0x10
|
||||
#define REG_GPIO_DEBEN3 0x11
|
||||
#define REG_GPIO_CTRL 0x12
|
||||
#define REG_GPIOPUPDCTR1 0x13
|
||||
#define REG_GPIOPUPDCTR2 0x14
|
||||
#define REG_GPIOPUPDCTR3 0x15
|
||||
#define REG_GPIOPUPDCTR4 0x16
|
||||
#define REG_GPIOPUPDCTR5 0x17
|
||||
#define REG_GPIO_ISR1A 0x19
|
||||
#define REG_GPIO_ISR2A 0x1A
|
||||
#define REG_GPIO_ISR3A 0x1B
|
||||
#define REG_GPIO_IMR1A 0x1C
|
||||
#define REG_GPIO_IMR2A 0x1D
|
||||
#define REG_GPIO_IMR3A 0x1E
|
||||
#define REG_GPIO_ISR1B 0x1F
|
||||
#define REG_GPIO_ISR2B 0x20
|
||||
#define REG_GPIO_ISR3B 0x21
|
||||
#define REG_GPIO_IMR1B 0x22
|
||||
#define REG_GPIO_IMR2B 0x23
|
||||
#define REG_GPIO_IMR3B 0x24
|
||||
#define REG_GPIO_EDR1 0x28
|
||||
#define REG_GPIO_EDR2 0x29
|
||||
#define REG_GPIO_EDR3 0x2A
|
||||
#define REG_GPIO_EDR4 0x2B
|
||||
#define REG_GPIO_EDR5 0x2C
|
||||
#define REG_GPIO_SIH_CTRL 0x2D
|
||||
|
||||
/* Up to 18 signals are available as GPIOs, when their
|
||||
* pins are not assigned to another use (such as ULPI/USB).
|
||||
*/
|
||||
#define TWL4030_GPIO_MAX 18
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* Keypad register offsets (use TWL4030_MODULE_KEYPAD)
|
||||
* ... SIH/interrupt only
|
||||
*/
|
||||
|
||||
#define TWL4030_KEYPAD_KEYP_ISR1 0x11
|
||||
#define TWL4030_KEYPAD_KEYP_IMR1 0x12
|
||||
#define TWL4030_KEYPAD_KEYP_ISR2 0x13
|
||||
#define TWL4030_KEYPAD_KEYP_IMR2 0x14
|
||||
#define TWL4030_KEYPAD_KEYP_SIR 0x15 /* test register */
|
||||
#define TWL4030_KEYPAD_KEYP_EDR 0x16
|
||||
#define TWL4030_KEYPAD_KEYP_SIH_CTRL 0x17
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* Multichannel ADC register offsets (use TWL4030_MODULE_MADC)
|
||||
* ... SIH/interrupt only
|
||||
*/
|
||||
|
||||
#define TWL4030_MADC_ISR1 0x61
|
||||
#define TWL4030_MADC_IMR1 0x62
|
||||
#define TWL4030_MADC_ISR2 0x63
|
||||
#define TWL4030_MADC_IMR2 0x64
|
||||
#define TWL4030_MADC_SIR 0x65 /* test register */
|
||||
#define TWL4030_MADC_EDR 0x66
|
||||
#define TWL4030_MADC_SIH_CTRL 0x67
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* Battery charger register offsets (use TWL4030_MODULE_INTERRUPTS)
|
||||
*/
|
||||
|
||||
#define TWL4030_INTERRUPTS_BCIISR1A 0x0
|
||||
#define TWL4030_INTERRUPTS_BCIISR2A 0x1
|
||||
#define TWL4030_INTERRUPTS_BCIIMR1A 0x2
|
||||
#define TWL4030_INTERRUPTS_BCIIMR2A 0x3
|
||||
#define TWL4030_INTERRUPTS_BCIISR1B 0x4
|
||||
#define TWL4030_INTERRUPTS_BCIISR2B 0x5
|
||||
#define TWL4030_INTERRUPTS_BCIIMR1B 0x6
|
||||
#define TWL4030_INTERRUPTS_BCIIMR2B 0x7
|
||||
#define TWL4030_INTERRUPTS_BCISIR1 0x8 /* test register */
|
||||
#define TWL4030_INTERRUPTS_BCISIR2 0x9 /* test register */
|
||||
#define TWL4030_INTERRUPTS_BCIEDR1 0xa
|
||||
#define TWL4030_INTERRUPTS_BCIEDR2 0xb
|
||||
#define TWL4030_INTERRUPTS_BCIEDR3 0xc
|
||||
#define TWL4030_INTERRUPTS_BCISIHCTRL 0xd
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* Power Interrupt block register offsets (use TWL4030_MODULE_INT)
|
||||
*/
|
||||
|
||||
#define TWL4030_INT_PWR_ISR1 0x0
|
||||
#define TWL4030_INT_PWR_IMR1 0x1
|
||||
#define TWL4030_INT_PWR_ISR2 0x2
|
||||
#define TWL4030_INT_PWR_IMR2 0x3
|
||||
#define TWL4030_INT_PWR_SIR 0x4 /* test register */
|
||||
#define TWL4030_INT_PWR_EDR1 0x5
|
||||
#define TWL4030_INT_PWR_EDR2 0x6
|
||||
#define TWL4030_INT_PWR_SIH_CTRL 0x7
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
struct twl4030_bci_platform_data {
|
||||
int *battery_tmp_tbl;
|
||||
unsigned int tblsize;
|
||||
};
|
||||
|
||||
/* TWL4030_GPIO_MAX (18) GPIOs, with interrupts */
|
||||
struct twl4030_gpio_platform_data {
|
||||
int gpio_base;
|
||||
unsigned irq_base, irq_end;
|
||||
|
||||
/* For gpio-N, bit (1 << N) in "pullups" is set if that pullup
|
||||
* should be enabled. Else, if that bit is set in "pulldowns",
|
||||
* that pulldown is enabled. Don't waste power by letting any
|
||||
* digital inputs float...
|
||||
*/
|
||||
u32 pullups;
|
||||
u32 pulldowns;
|
||||
|
||||
int (*setup)(struct device *dev,
|
||||
unsigned gpio, unsigned ngpio);
|
||||
int (*teardown)(struct device *dev,
|
||||
unsigned gpio, unsigned ngpio);
|
||||
};
|
||||
|
||||
struct twl4030_madc_platform_data {
|
||||
int irq_line;
|
||||
};
|
||||
|
||||
struct twl4030_keypad_data {
|
||||
int rows;
|
||||
int cols;
|
||||
int *keymap;
|
||||
int irq;
|
||||
unsigned int keymapsize;
|
||||
unsigned int rep:1;
|
||||
};
|
||||
|
||||
enum twl4030_usb_mode {
|
||||
T2_USB_MODE_ULPI = 1,
|
||||
T2_USB_MODE_CEA2011_3PIN = 2,
|
||||
};
|
||||
|
||||
struct twl4030_usb_data {
|
||||
enum twl4030_usb_mode usb_mode;
|
||||
};
|
||||
|
||||
struct twl4030_platform_data {
|
||||
unsigned irq_base, irq_end;
|
||||
struct twl4030_bci_platform_data *bci;
|
||||
struct twl4030_gpio_platform_data *gpio;
|
||||
struct twl4030_madc_platform_data *madc;
|
||||
struct twl4030_keypad_data *keypad;
|
||||
struct twl4030_usb_data *usb;
|
||||
|
||||
/* REVISIT more to come ... _nothing_ should be hard-wired */
|
||||
};
|
||||
|
||||
/*----------------------------------------------------------------------*/
|
||||
|
||||
/*
|
||||
* FIXME completely stop using TWL4030_IRQ_BASE ... instead, pass the
|
||||
* IRQ data to subsidiary devices using platform device resources.
|
||||
*/
|
||||
|
||||
/* IRQ information-need base */
|
||||
#include <mach/irqs.h>
|
||||
/* TWL4030 interrupts */
|
||||
|
||||
/* #define TWL4030_MODIRQ_GPIO (TWL4030_IRQ_BASE + 0) */
|
||||
#define TWL4030_MODIRQ_KEYPAD (TWL4030_IRQ_BASE + 1)
|
||||
#define TWL4030_MODIRQ_BCI (TWL4030_IRQ_BASE + 2)
|
||||
#define TWL4030_MODIRQ_MADC (TWL4030_IRQ_BASE + 3)
|
||||
/* #define TWL4030_MODIRQ_USB (TWL4030_IRQ_BASE + 4) */
|
||||
#define TWL4030_MODIRQ_PWR (TWL4030_IRQ_BASE + 5)
|
||||
|
||||
#define TWL4030_PWRIRQ_PWRBTN (TWL4030_PWR_IRQ_BASE + 0)
|
||||
#define TWL4030_PWRIRQ_CHG_PRES (TWL4030_PWR_IRQ_BASE + 1)
|
||||
#define TWL4030_PWRIRQ_USB_PRES (TWL4030_PWR_IRQ_BASE + 2)
|
||||
#define TWL4030_PWRIRQ_RTC (TWL4030_PWR_IRQ_BASE + 3)
|
||||
#define TWL4030_PWRIRQ_HOT_DIE (TWL4030_PWR_IRQ_BASE + 4)
|
||||
#define TWL4030_PWRIRQ_PWROK_TIMEOUT (TWL4030_PWR_IRQ_BASE + 5)
|
||||
#define TWL4030_PWRIRQ_MBCHG (TWL4030_PWR_IRQ_BASE + 6)
|
||||
#define TWL4030_PWRIRQ_SC_DETECT (TWL4030_PWR_IRQ_BASE + 7)
|
||||
|
||||
/* Rest are unsued currently*/
|
||||
|
||||
/* Offsets to Power Registers */
|
||||
#define TWL4030_VDAC_DEV_GRP 0x3B
|
||||
#define TWL4030_VDAC_DEDICATED 0x3E
|
||||
#define TWL4030_VAUX1_DEV_GRP 0x17
|
||||
#define TWL4030_VAUX1_DEDICATED 0x1A
|
||||
#define TWL4030_VAUX2_DEV_GRP 0x1B
|
||||
#define TWL4030_VAUX2_DEDICATED 0x1E
|
||||
#define TWL4030_VAUX3_DEV_GRP 0x1F
|
||||
#define TWL4030_VAUX3_DEDICATED 0x22
|
||||
|
||||
/* TWL4030 GPIO interrupt definitions */
|
||||
|
||||
#define TWL4030_GPIO_IRQ_NO(n) (TWL4030_GPIO_IRQ_BASE + (n))
|
||||
#define TWL4030_GPIO_IS_ENABLE 1
|
||||
|
||||
/*
|
||||
* Exported TWL4030 GPIO APIs
|
||||
*
|
||||
* WARNING -- use standard GPIO and IRQ calls instead; these will vanish.
|
||||
*/
|
||||
int twl4030_get_gpio_datain(int gpio);
|
||||
int twl4030_request_gpio(int gpio);
|
||||
int twl4030_set_gpio_debounce(int gpio, int enable);
|
||||
int twl4030_free_gpio(int gpio);
|
||||
|
||||
#if defined(CONFIG_TWL4030_BCI_BATTERY) || \
|
||||
defined(CONFIG_TWL4030_BCI_BATTERY_MODULE)
|
||||
extern int twl4030charger_usb_en(int enable);
|
||||
#else
|
||||
static inline int twl4030charger_usb_en(int enable) { return 0; }
|
||||
#endif
|
||||
|
||||
#endif /* End of __TWL4030_H */
|
||||
@@ -0,0 +1,201 @@
|
||||
#ifndef __LINUX_PMIC_DA903X_H
|
||||
#define __LINUX_PMIC_DA903X_H
|
||||
|
||||
/* Unified sub device IDs for DA9030/DA9034 */
|
||||
enum {
|
||||
DA9030_ID_LED_1,
|
||||
DA9030_ID_LED_2,
|
||||
DA9030_ID_LED_3,
|
||||
DA9030_ID_LED_4,
|
||||
DA9030_ID_LED_PC,
|
||||
DA9030_ID_VIBRA,
|
||||
DA9030_ID_WLED,
|
||||
DA9030_ID_BUCK1,
|
||||
DA9030_ID_BUCK2,
|
||||
DA9030_ID_LDO1,
|
||||
DA9030_ID_LDO2,
|
||||
DA9030_ID_LDO3,
|
||||
DA9030_ID_LDO4,
|
||||
DA9030_ID_LDO5,
|
||||
DA9030_ID_LDO6,
|
||||
DA9030_ID_LDO7,
|
||||
DA9030_ID_LDO8,
|
||||
DA9030_ID_LDO9,
|
||||
DA9030_ID_LDO10,
|
||||
DA9030_ID_LDO11,
|
||||
DA9030_ID_LDO12,
|
||||
DA9030_ID_LDO13,
|
||||
DA9030_ID_LDO14,
|
||||
DA9030_ID_LDO15,
|
||||
DA9030_ID_LDO16,
|
||||
DA9030_ID_LDO17,
|
||||
DA9030_ID_LDO18,
|
||||
DA9030_ID_LDO19,
|
||||
DA9030_ID_LDO_INT, /* LDO Internal */
|
||||
|
||||
DA9034_ID_LED_1,
|
||||
DA9034_ID_LED_2,
|
||||
DA9034_ID_VIBRA,
|
||||
DA9034_ID_WLED,
|
||||
DA9034_ID_TOUCH,
|
||||
|
||||
DA9034_ID_BUCK1,
|
||||
DA9034_ID_BUCK2,
|
||||
DA9034_ID_LDO1,
|
||||
DA9034_ID_LDO2,
|
||||
DA9034_ID_LDO3,
|
||||
DA9034_ID_LDO4,
|
||||
DA9034_ID_LDO5,
|
||||
DA9034_ID_LDO6,
|
||||
DA9034_ID_LDO7,
|
||||
DA9034_ID_LDO8,
|
||||
DA9034_ID_LDO9,
|
||||
DA9034_ID_LDO10,
|
||||
DA9034_ID_LDO11,
|
||||
DA9034_ID_LDO12,
|
||||
DA9034_ID_LDO13,
|
||||
DA9034_ID_LDO14,
|
||||
DA9034_ID_LDO15,
|
||||
};
|
||||
|
||||
/*
|
||||
* DA9030/DA9034 LEDs sub-devices uses generic "struct led_info"
|
||||
* as the platform_data
|
||||
*/
|
||||
|
||||
/* DA9030 flags for "struct led_info"
|
||||
*/
|
||||
#define DA9030_LED_RATE_ON (0 << 5)
|
||||
#define DA9030_LED_RATE_052S (1 << 5)
|
||||
#define DA9030_LED_DUTY_1_16 (0 << 3)
|
||||
#define DA9030_LED_DUTY_1_8 (1 << 3)
|
||||
#define DA9030_LED_DUTY_1_4 (2 << 3)
|
||||
#define DA9030_LED_DUTY_1_2 (3 << 3)
|
||||
|
||||
#define DA9030_VIBRA_MODE_1P3V (0 << 1)
|
||||
#define DA9030_VIBRA_MODE_2P7V (1 << 1)
|
||||
#define DA9030_VIBRA_FREQ_1HZ (0 << 2)
|
||||
#define DA9030_VIBRA_FREQ_2HZ (1 << 2)
|
||||
#define DA9030_VIBRA_FREQ_4HZ (2 << 2)
|
||||
#define DA9030_VIBRA_FREQ_8HZ (3 << 2)
|
||||
#define DA9030_VIBRA_DUTY_ON (0 << 4)
|
||||
#define DA9030_VIBRA_DUTY_75P (1 << 4)
|
||||
#define DA9030_VIBRA_DUTY_50P (2 << 4)
|
||||
#define DA9030_VIBRA_DUTY_25P (3 << 4)
|
||||
|
||||
/* DA9034 flags for "struct led_info" */
|
||||
#define DA9034_LED_RAMP (1 << 7)
|
||||
|
||||
/* DA9034 touch screen platform data */
|
||||
struct da9034_touch_pdata {
|
||||
int interval_ms; /* sampling interval while pen down */
|
||||
int x_inverted;
|
||||
int y_inverted;
|
||||
};
|
||||
|
||||
struct da903x_subdev_info {
|
||||
int id;
|
||||
const char *name;
|
||||
void *platform_data;
|
||||
};
|
||||
|
||||
struct da903x_platform_data {
|
||||
int num_subdevs;
|
||||
struct da903x_subdev_info *subdevs;
|
||||
};
|
||||
|
||||
/* bit definitions for DA9030 events */
|
||||
#define DA9030_EVENT_ONKEY (1 << 0)
|
||||
#define DA9030_EVENT_PWREN (1 << 1)
|
||||
#define DA9030_EVENT_EXTON (1 << 2)
|
||||
#define DA9030_EVENT_CHDET (1 << 3)
|
||||
#define DA9030_EVENT_TBAT (1 << 4)
|
||||
#define DA9030_EVENT_VBATMON (1 << 5)
|
||||
#define DA9030_EVENT_VBATMON_TXON (1 << 6)
|
||||
#define DA9030_EVENT_CHIOVER (1 << 7)
|
||||
#define DA9030_EVENT_TCTO (1 << 8)
|
||||
#define DA9030_EVENT_CCTO (1 << 9)
|
||||
#define DA9030_EVENT_ADC_READY (1 << 10)
|
||||
#define DA9030_EVENT_VBUS_4P4 (1 << 11)
|
||||
#define DA9030_EVENT_VBUS_4P0 (1 << 12)
|
||||
#define DA9030_EVENT_SESS_VALID (1 << 13)
|
||||
#define DA9030_EVENT_SRP_DETECT (1 << 14)
|
||||
#define DA9030_EVENT_WATCHDOG (1 << 15)
|
||||
#define DA9030_EVENT_LDO15 (1 << 16)
|
||||
#define DA9030_EVENT_LDO16 (1 << 17)
|
||||
#define DA9030_EVENT_LDO17 (1 << 18)
|
||||
#define DA9030_EVENT_LDO18 (1 << 19)
|
||||
#define DA9030_EVENT_LDO19 (1 << 20)
|
||||
#define DA9030_EVENT_BUCK2 (1 << 21)
|
||||
|
||||
/* bit definitions for DA9034 events */
|
||||
#define DA9034_EVENT_ONKEY (1 << 0)
|
||||
#define DA9034_EVENT_EXTON (1 << 2)
|
||||
#define DA9034_EVENT_CHDET (1 << 3)
|
||||
#define DA9034_EVENT_TBAT (1 << 4)
|
||||
#define DA9034_EVENT_VBATMON (1 << 5)
|
||||
#define DA9034_EVENT_REV_IOVER (1 << 6)
|
||||
#define DA9034_EVENT_CH_IOVER (1 << 7)
|
||||
#define DA9034_EVENT_CH_TCTO (1 << 8)
|
||||
#define DA9034_EVENT_CH_CCTO (1 << 9)
|
||||
#define DA9034_EVENT_USB_DEV (1 << 10)
|
||||
#define DA9034_EVENT_OTGCP_IOVER (1 << 11)
|
||||
#define DA9034_EVENT_VBUS_4P55 (1 << 12)
|
||||
#define DA9034_EVENT_VBUS_3P8 (1 << 13)
|
||||
#define DA9034_EVENT_SESS_1P8 (1 << 14)
|
||||
#define DA9034_EVENT_SRP_READY (1 << 15)
|
||||
#define DA9034_EVENT_ADC_MAN (1 << 16)
|
||||
#define DA9034_EVENT_ADC_AUTO4 (1 << 17)
|
||||
#define DA9034_EVENT_ADC_AUTO5 (1 << 18)
|
||||
#define DA9034_EVENT_ADC_AUTO6 (1 << 19)
|
||||
#define DA9034_EVENT_PEN_DOWN (1 << 20)
|
||||
#define DA9034_EVENT_TSI_READY (1 << 21)
|
||||
#define DA9034_EVENT_UART_TX (1 << 22)
|
||||
#define DA9034_EVENT_UART_RX (1 << 23)
|
||||
#define DA9034_EVENT_HEADSET (1 << 25)
|
||||
#define DA9034_EVENT_HOOKSWITCH (1 << 26)
|
||||
#define DA9034_EVENT_WATCHDOG (1 << 27)
|
||||
|
||||
extern int da903x_register_notifier(struct device *dev,
|
||||
struct notifier_block *nb, unsigned int events);
|
||||
extern int da903x_unregister_notifier(struct device *dev,
|
||||
struct notifier_block *nb, unsigned int events);
|
||||
|
||||
/* Status Query Interface */
|
||||
#define DA9030_STATUS_ONKEY (1 << 0)
|
||||
#define DA9030_STATUS_PWREN1 (1 << 1)
|
||||
#define DA9030_STATUS_EXTON (1 << 2)
|
||||
#define DA9030_STATUS_CHDET (1 << 3)
|
||||
#define DA9030_STATUS_TBAT (1 << 4)
|
||||
#define DA9030_STATUS_VBATMON (1 << 5)
|
||||
#define DA9030_STATUS_VBATMON_TXON (1 << 6)
|
||||
#define DA9030_STATUS_MCLKDET (1 << 7)
|
||||
|
||||
#define DA9034_STATUS_ONKEY (1 << 0)
|
||||
#define DA9034_STATUS_EXTON (1 << 2)
|
||||
#define DA9034_STATUS_CHDET (1 << 3)
|
||||
#define DA9034_STATUS_TBAT (1 << 4)
|
||||
#define DA9034_STATUS_VBATMON (1 << 5)
|
||||
#define DA9034_STATUS_PEN_DOWN (1 << 6)
|
||||
#define DA9034_STATUS_MCLKDET (1 << 7)
|
||||
#define DA9034_STATUS_USB_DEV (1 << 8)
|
||||
#define DA9034_STATUS_HEADSET (1 << 9)
|
||||
#define DA9034_STATUS_HOOKSWITCH (1 << 10)
|
||||
#define DA9034_STATUS_REMCON (1 << 11)
|
||||
#define DA9034_STATUS_VBUS_VALID_4P55 (1 << 12)
|
||||
#define DA9034_STATUS_VBUS_VALID_3P8 (1 << 13)
|
||||
#define DA9034_STATUS_SESS_VALID_1P8 (1 << 14)
|
||||
#define DA9034_STATUS_SRP_READY (1 << 15)
|
||||
|
||||
extern int da903x_query_status(struct device *dev, unsigned int status);
|
||||
|
||||
|
||||
/* NOTE: the two functions below are not intended for use outside
|
||||
* of the DA9034 sub-device drivers
|
||||
*/
|
||||
extern int da903x_write(struct device *dev, int reg, uint8_t val);
|
||||
extern int da903x_read(struct device *dev, int reg, uint8_t *val);
|
||||
extern int da903x_update(struct device *dev, int reg, uint8_t val, uint8_t mask);
|
||||
extern int da903x_set_bits(struct device *dev, int reg, uint8_t bit_mask);
|
||||
extern int da903x_clr_bits(struct device *dev, int reg, uint8_t bit_mask);
|
||||
#endif /* __LINUX_PMIC_DA903X_H */
|
||||
@@ -15,8 +15,6 @@
|
||||
#include <linux/mfd/tmio.h>
|
||||
|
||||
struct t7l66xb_platform_data {
|
||||
int (*enable_clk32k)(struct platform_device *dev);
|
||||
void (*disable_clk32k)(struct platform_device *dev);
|
||||
int (*enable)(struct platform_device *dev);
|
||||
int (*disable)(struct platform_device *dev);
|
||||
int (*suspend)(struct platform_device *dev);
|
||||
|
||||
@@ -11,9 +11,6 @@
|
||||
#define MFD_TC6387XB_H
|
||||
|
||||
struct tc6387xb_platform_data {
|
||||
int (*enable_clk32k)(struct platform_device *dev);
|
||||
void (*disable_clk32k)(struct platform_device *dev);
|
||||
|
||||
int (*enable)(struct platform_device *dev);
|
||||
int (*disable)(struct platform_device *dev);
|
||||
int (*suspend)(struct platform_device *dev);
|
||||
|
||||
@@ -17,12 +17,12 @@
|
||||
#ifndef MFD_TC6393XB_H
|
||||
#define MFD_TC6393XB_H
|
||||
|
||||
#include <linux/fb.h>
|
||||
|
||||
/* Also one should provide the CK3P6MI clock */
|
||||
struct tc6393xb_platform_data {
|
||||
u16 scr_pll2cr; /* PLL2 Control */
|
||||
u16 scr_gper; /* GP Enable */
|
||||
u32 scr_gpo_doecr; /* GPO Data OE Control */
|
||||
u32 scr_gpo_dsr; /* GPO Data Set */
|
||||
|
||||
int (*enable)(struct platform_device *dev);
|
||||
int (*disable)(struct platform_device *dev);
|
||||
@@ -31,15 +31,28 @@ struct tc6393xb_platform_data {
|
||||
|
||||
int irq_base; /* base for subdevice irqs */
|
||||
int gpio_base;
|
||||
int (*setup)(struct platform_device *dev);
|
||||
void (*teardown)(struct platform_device *dev);
|
||||
|
||||
struct tmio_nand_data *nand_data;
|
||||
struct tmio_fb_data *fb_data;
|
||||
|
||||
unsigned resume_restore : 1; /* make special actions
|
||||
to preserve the state
|
||||
on suspend/resume */
|
||||
};
|
||||
|
||||
extern int tc6393xb_lcd_mode(struct platform_device *fb,
|
||||
const struct fb_videomode *mode);
|
||||
extern int tc6393xb_lcd_set_power(struct platform_device *fb, bool on);
|
||||
|
||||
/*
|
||||
* Relative to irq_base
|
||||
*/
|
||||
#define IRQ_TC6393_NAND 0
|
||||
#define IRQ_TC6393_MMC 1
|
||||
#define IRQ_TC6393_OHCI 2
|
||||
#define IRQ_TC6393_FB 4
|
||||
|
||||
#define TC6393XB_NR_IRQS 8
|
||||
|
||||
|
||||
Reference in New Issue
Block a user