tmakin/ack-tegra
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

memory: tegra194: Support icc scaling

Browse Source 
Add Interconnect framework support to dynamically set the DRAM
bandwidth from different clients. The MC driver is added as an ICC
provider and the EMC is already a provider.

Signed-off-by: Aaron Kling <webgeek1234@gmail.com>
This commit is contained in:
Aaron Kling
2025-08-23 17:29:27 -05:00
committed by Thomas Makin
parent da694360e3
commit 2825a74d67
1 changed files with 58 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

59
drivers/memory/tegra/tegra194.c
View File

@@ -1340,9 +1340,66 @@ static const struct tegra_mc_client tegra194_mc_clients[] = {
.security = 0x7fc, .security = 0x7fc,
}, },
}, },
}, {
.id = TEGRA_ICC_MC_CPU_CLUSTER0,
.name = "sw_cluster0",
.type = TEGRA_ICC_NISO,
}, {
.id = TEGRA_ICC_MC_CPU_CLUSTER1,
.name = "sw_cluster1",
.type = TEGRA_ICC_NISO,
}, {
.id = TEGRA_ICC_MC_CPU_CLUSTER2,
.name = "sw_cluster2",
.type = TEGRA_ICC_NISO,
}, {
.id = TEGRA_ICC_MC_CPU_CLUSTER3,
.name = "sw_cluster3",
.type = TEGRA_ICC_NISO,
}, },
}; };
static int tegra194_mc_icc_set(struct icc_node *src, struct icc_node *dst)
{
/* TODO: program PTSA */
return 0;
}
static int tegra194_mc_icc_aggregate(struct icc_node *node, u32 tag, u32 avg_bw,
u32 peak_bw, u32 *agg_avg, u32 *agg_peak)
{
struct icc_provider *p = node->provider;
struct tegra_mc *mc = icc_provider_to_tegra_mc(p);
if (node->id == TEGRA_ICC_MC_CPU_CLUSTER0 ||
node->id == TEGRA_ICC_MC_CPU_CLUSTER1 ||
node->id == TEGRA_ICC_MC_CPU_CLUSTER2 ||
node->id == TEGRA_ICC_MC_CPU_CLUSTER3) {
if (mc)
peak_bw = peak_bw * mc->num_channels;
}
*agg_avg += avg_bw;
*agg_peak = max(*agg_peak, peak_bw);
return 0;
}
static int tegra194_mc_icc_get_init_bw(struct icc_node *node, u32 *avg, u32 *peak)
{
*avg = 0;
*peak = 0;
return 0;
}
static const struct tegra_mc_icc_ops tegra194_mc_icc_ops = {
.xlate = tegra_mc_icc_xlate,
.aggregate = tegra194_mc_icc_aggregate,
.get_bw = tegra194_mc_icc_get_init_bw,
.set = tegra194_mc_icc_set,
};
const struct tegra_mc_soc tegra194_mc_soc = { const struct tegra_mc_soc tegra194_mc_soc = {
.num_clients = ARRAY_SIZE(tegra194_mc_clients), .num_clients = ARRAY_SIZE(tegra194_mc_clients),
.clients = tegra194_mc_clients, .clients = tegra194_mc_clients,
@@ -1355,7 +1412,7 @@ const struct tegra_mc_soc tegra194_mc_soc = {
MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM, MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM,
.has_addr_hi_reg = true, .has_addr_hi_reg = true,
.ops = &tegra186_mc_ops, .ops = &tegra186_mc_ops,
.icc_ops = &tegra_mc_icc_ops, .icc_ops = &tegra194_mc_icc_ops,
.ch_intmask = 0x00000f00, .ch_intmask = 0x00000f00,
.global_intstatus_channel_shift = 8, .global_intstatus_channel_shift = 8,
}; };