Merge branch 'for_paulus' of master.kernel.org:/pub/scm/linux/kernel/git/galak/powerpc
* 'for_paulus' of master.kernel.org:/pub/scm/linux/kernel/git/galak/powerpc: (25 commits) [POWERPC] 85xx: Added needed MPC85xx PCI device IDs [POWERPC] Add Freescale PCI VENDOR ID and 8641 device IDs [POWERPC] 85xxCDS: MPC8548 DTS cleanup. [POWERPC] 85xxCDS: Misc 8548 PCI Corrections. [POWERPC] 85xxCDS: Delay 8259 cascade hookup. [POWERPC] 85xxCDS: Make sure restart resets the PCI bus. [POWERPC] 85xxCDS: Allow 8259 cascade to share an MPIC interrupt line. [POWERPC] FSL: Add support for PCI-X controllers [POWERPC] Make sure virtual P2P bridge registers are setup on PCIe PHB [POWERPC] Provide ability to setup P2P bridge registers from struct resource [POWERPC] Add basic PCI/PCI Express support for 8544DS board [POWERPC] Make endianess of cfg_addr for indirect pci ops runtime [POWERPC] Removed setup_indirect_pci_nomap [POWERPC] 85xx: Add quirk to ignore bogus FPGA on CDS [POWERPC] 85xx: Added 8568 PCIe support [POWERPC] Fixup resources on pci_bus for PCIe PHB when no device is connected [POWERPC] Add basic PCI node for mpc8568mds board [POWERPC] Use Freescale pci/pcie common code for 85xx boards [POWERPC] Update PCI nodes in the 83xx/85xx boards device tree [POWERPC] Add 8548 CDS PCI express controller node and PCI-X device node ...
This commit is contained in:
@@ -45,10 +45,17 @@ struct pci_controller {
|
||||
* on Freescale PCI-e controllers since they used the PCI_PRIMARY_BUS
|
||||
* to determine which bus number to match on when generating type0
|
||||
* config cycles
|
||||
* NO_PCIE_LINK - the Freescale PCI-e controllers have issues with
|
||||
* hanging if we don't have link and try to do config cycles to
|
||||
* anything but the PHB. Only allow talking to the PHB if this is
|
||||
* set.
|
||||
* BIG_ENDIAN - cfg_addr is a big endian register
|
||||
*/
|
||||
#define PPC_INDIRECT_TYPE_SET_CFG_TYPE (0x00000001)
|
||||
#define PPC_INDIRECT_TYPE_EXT_REG (0x00000002)
|
||||
#define PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS (0x00000004)
|
||||
#define PPC_INDIRECT_TYPE_NO_PCIE_LINK (0x00000008)
|
||||
#define PPC_INDIRECT_TYPE_BIG_ENDIAN (0x00000010)
|
||||
u32 indirect_type;
|
||||
|
||||
/* Currently, we limit ourselves to 1 IO range and 3 mem
|
||||
@@ -79,11 +86,14 @@ int early_write_config_word(struct pci_controller *hose, int bus, int dev_fn,
|
||||
int early_write_config_dword(struct pci_controller *hose, int bus, int dev_fn,
|
||||
int where, u32 val);
|
||||
|
||||
extern void setup_indirect_pci_nomap(struct pci_controller* hose,
|
||||
void __iomem *cfg_addr, void __iomem *cfg_data);
|
||||
extern int early_find_capability(struct pci_controller *hose, int bus,
|
||||
int dev_fn, int cap);
|
||||
|
||||
extern void setup_indirect_pci(struct pci_controller* hose,
|
||||
u32 cfg_addr, u32 cfg_data);
|
||||
u32 cfg_addr, u32 cfg_data, u32 flags);
|
||||
extern void setup_grackle(struct pci_controller *hose);
|
||||
extern void __init update_bridge_resource(struct pci_dev *dev,
|
||||
struct resource *res);
|
||||
|
||||
#else
|
||||
|
||||
|
||||
@@ -2079,6 +2079,23 @@
|
||||
#define PCI_VENDOR_ID_TDI 0x192E
|
||||
#define PCI_DEVICE_ID_TDI_EHCI 0x0101
|
||||
|
||||
#define PCI_VENDOR_ID_FREESCALE 0x1957
|
||||
#define PCI_DEVICE_ID_MPC8548E 0x0012
|
||||
#define PCI_DEVICE_ID_MPC8548 0x0013
|
||||
#define PCI_DEVICE_ID_MPC8543E 0x0014
|
||||
#define PCI_DEVICE_ID_MPC8543 0x0015
|
||||
#define PCI_DEVICE_ID_MPC8547E 0x0018
|
||||
#define PCI_DEVICE_ID_MPC8545E 0x0019
|
||||
#define PCI_DEVICE_ID_MPC8545 0x001a
|
||||
#define PCI_DEVICE_ID_MPC8568E 0x0020
|
||||
#define PCI_DEVICE_ID_MPC8568 0x0021
|
||||
#define PCI_DEVICE_ID_MPC8567E 0x0022
|
||||
#define PCI_DEVICE_ID_MPC8567 0x0023
|
||||
#define PCI_DEVICE_ID_MPC8544E 0x0030
|
||||
#define PCI_DEVICE_ID_MPC8544 0x0031
|
||||
#define PCI_DEVICE_ID_MPC8641 0x7010
|
||||
#define PCI_DEVICE_ID_MPC8641D 0x7011
|
||||
|
||||
#define PCI_VENDOR_ID_PASEMI 0x1959
|
||||
|
||||
#define PCI_VENDOR_ID_ATTANSIC 0x1969
|
||||
|
||||
Reference in New Issue
Block a user